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THE SDP-3 -- A COMPUTER FOR USE ON SOrl.I2D SMALL SCIENTIFIC SPACECRAFT
•	 By: Mr. R. A. Cliff, Flight Data Systems Branch,
Spacecraft Technology Division,
NASA/Goddard Space Flight Center,, /!
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Abstract
The SDP-•3 is a general-purpose stored-
program computer which has been designed
for use as the core of the data system of
a small sci.entif is spacecraft. It is a
serial, two's complement, 16-bit-word ma-
chide. It has one level, of indirect ad-
dressing and one hardware index register.
To facilitate time-sharing operation there
is a 16-level priority interrupt system
and a real time clock. The 4K memory is
divided into 16 pages of 256 words each.'
There is a user and a monif 	 mode. Inter-
page access is prohibited in user mode.
Introduction
During tale past decade general-purpose
stored-program computers have become an in-
tegral part of most forms of scientific and
technological endeavor. The omnipresence
of computers results from their flexibil.i . -
ty the same machine may be used for many
different applications by employing differ-
ent programs. When a data handling or con-
trol system is needed it is usually cheaper
and faster to use a mass-produced computer
with a special program than to build , a spe-
cial-purpose system f.rum scratch.
One of the most severe constraints .on
a small scientific spacecraft is overall
Weight. This occur: because launch vehicle
costs increase with increasing payload.
Unfortunately, the power system components,
particularly batteries and solar panels are
heavy. TheiefQz-e the weight constraint
leads'to a power,i:onstraint. As a result,
the power available tp the telemetry system
is limited. This., in turn, limits the
transmitted data rate no matter how effi-
cient a cote is used.
the worth of each transmitted data bit,
rather than increasing the actual: data bit
rate, In other words, Nye shall achieve a
worthwhile purpose if we can build some
sort of processor which removes redundancy
from the data, and which in so doing uses
less power than would have been required
to transmit the redundant data,,
For a number of years now it has been
customary to use special-purpose hard-
wired data processors for, the purpose of
redundancy ;removal on board small scien-
tific spacecraft, The problem is that the
development of these spacial-purpose pro-
c.essors is expensive and time-consuming,
If a *storod-program computer were made'an
inte;rral part of the spacecraft data sys-
tem, then most special-purpose processors
could be replaced by programs in the com-
puter. Then, at 'the expense. of some stan-
dardization, the difference between the
data systems on many different spacecraft
becomes chiefly a difference in computer
programs.
There are a number of adv,xntages to
using a computer in a spacecraft data sys-
tem, It becomes feasible, for instane,
to have checkod-out spacecraft on the
shelf -- ready to have scientific experi-
ments and programs inserted. This can
significantly decrease the lead time from
experiment concept to launch., If an expei-
intent fails before launch it can be' re-
piaced with a backup experiment. -If the
computer is also used to control the oper-
ation of the experiments, then in many
cases it can prevent the generation of re-
dundant data. This is more efficient than
having to remove the redundant data from
the data stream after it is generated, In
addition, the memory of the computer can
be used for buffering data before trans-
mission.' The format of the transmitted
data can even be varied to suit conditions'
either by inserting new programs or by'
using a self-adaptive program.
;t is imrortant.to obtain as much data
as possirjie from spacecraft because of
their high cost. The data rate could be
increased by.using high gain antennas on
the spacecraft, but this is difficult be-
cause of weight restrictions, aiming ,prob-
lems, etc. Another approach is to increase
This paper describes a new computer,
the SDP-3, which has been designed for use
as the core of the on-board data system of
the proposed Advanced.'IjMP spacecraft. In
this application a•11 data are collected
and transmitted under computer control,
First, however, we'will fly the computer
Reprinted by permi8sion of the EASCON' 68 Conference	 EASCON '6s RECORD - 521
V{
F 1
V
oft-line on the IMP-T (eye) spacecraft(probably in ,MID 1970) as an engineering
experiment. In this way we will verify tho
reliability of the systo% and gain experi-
ence with the operational aspects of using
an on-board computer without compromising
the success of a mission.
Design Ground Rules
The SDP-3 computer was designed to
perform a number of functions in the Ad-
vanced IMP spacecraft, The first of these
is programming of the sciontific expiri-
ments. This includes sequencing operatons
in the experiment, controlling expor.imcgt
modes, selecting sensor ranges, and cali-
bration of the experiments.
The second function to be performed is
data acquisition. In some case q , for in-
stance randomly occ:uring cosmic ray events,
this will be upon experiment request,
other measurements, such as magnetic field
amplitude, are usually taken at uniformly
spaced time intervals, IMP spacecraft are
spin-stabilized; therefore dAta frdm direc-
tional seniors, for example p0sma detec-
tors, is most meaningful whoa sampled at
uniform incraments of spacecraft rotation.
Data compression includes -- among
other techniques -- statistical anatysos,
interpolation, prediction, spectral analy-
ses, etc, An adaptive format will be used
to permit transmission of the most impor-
tant data out of the total supply of data
available. Q conjunction with the adap-
tive format, a buffering function allows
less important data to be held until there
is ;ime to transmit it during periods of
low activity on the high-priority channels.
The computer must operate autonomously
without intervention. It must, however, be
possible to load portions of ,progYams or
entire progrtims from the ground in case the
telemetered data shows that a different
type of experiment programming or data pro-
cessing would be advantageous.
Naturally, the computer.• must use as
little hardware and as little power as pos-
sible. it must also,be rugged and relic
able.
General Description of the SDP-3
The organization of the SDP-3 computer
reflects the above mentioned requirements,
It is d 16-uit, serial, single word in-
struction, single address machine. It has
16 levels of priority interrupt and two
Modes -- user and monitor -- its order to
effectively handle time-shared processing.
The memory consists of up to 256 pages of
256 words each. A16-page memory (4K word
words) will be flown on IMP-1. Interpage
access is prohibited in the user mode.
The W-3 foatures one level bf in--
direct addrossing and one hardware index
rogisterd ' Ar thmotio is done in two's-
eo ►pl.o n onto fixed- .point format, There is
a dhii»t-left-sand-normalize instruction,
but other floating"pent operations and
multiplication and division must be pro-
vided by software.
There is a continubusly-running real-
time clock which may be armed under pro-
gram control, to cause an interrupt at some
selected time in the future, Also, the
current value of the clock may be stored
in the memory to mark the time of occur
rence of some particular event, If there
is a power outage, the computer marks its
places and automatic, lly restarts when pow-
er is restored. There are 32 binary con-
trol, outputs which may be used to control
oxperiments,„the telemetry system, and the
multiplexor which commutates the data from
the experiments into the computer.
The SDP-3 (excluding the memory elec-
tronics) will consist of about 500 Fair-'
child LPDTuL circuits with an operating
power dissipation of under two watts, Av-
erage dissipation will be even less be-
cause whenever the computer is idle, it
enters a' dormant low-power mode-in rhich
only the priority interrupt circuitry is
energized. The volume is estimated to be
of theorder of 200 cubic inches and'the
weight; about 4 pounds..
Figure l shows how the computer is
divided into three functional units with
serial data transfer between them, Each
of these units will be a separate package
In the spacecraft. The serial configura-
tion reduces the number of potentially un-
reliable interconnections br_tween the
units. The internal organization of each
unit is also serial whenever possible.
This increases the reliability of the com-
puter by drastically reducing the number
of components re q uired relative to a par-
allel machine. Concurrently one obtains
important reductions in power drain,
weight, and volume -- all at the expense
of execution speed of course. The serial
organization also makes it easier to in-
corporate modular redundancy at a register
level..
Each SDP-3 instruction takes +64 bit
times; this simplifies the control,hard-
ware, At the end of an arithmetic opera-
tion the result may either be put in'the
AC (in which case the second operand is
restored in the memory) or the result may
be stored in the memory location formerly
occupied by the second operand (in which
case the first operand remains unaltered
in the AC).•
Tae format of an instruction word is:
0
i
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CCCCCC F T LLtoLLLLL,
The G-bit operation code CCCCCC allows 64
instructions of which 54 are being used¢
the flag bit, F, specifies indirect ad-
dressing if it is on and the tag bit, T.
specifies indexing if it is on, Addrajse8
within a page are specified by the 8w-bit'`
line number LLLLLLLL,
Words to be inserted into the memory
under ground control are sur f
 to the i4paco-
craft via a PCM Corwitana system, Theo SDP-3
Ines an input channel whichcontains two
registers which hold respectively the
transmitted word and the address at which
to store it 	 When thoae registers have
been filled from the gvg vnd (this takes
about half a second) instruction execution
is suspended for one instruction cycle
while the new word is stored in the memory.
Thorn iu one 8-bit hardware,
 Index
reglster_ When indexing 18 specified. tho
contents of thu ndox register are added(modul ►
 2456) to tho address field of the
in4trk.Mtl0n„ Thut4 even by indexing there
is no way of reforoncing a location out-
sides the page in which an instruction is
Indirect addressing, on thic', contrary,
perm t;3 accoss to any location in the them,-
ory, When indirect addressiing is speci-
fied, the first 8 bits of 'the referenced
location are used to select the page and
the second 8 bits are used to select the
line within that page which is to be ac-
cessed. If indexing is also specified,
the contents of the index register are
then added (modulo 256) to the 8 bits
which specify the line number.
4
There is also an output channel which
can continuously read out page 15 of the
memory, one bit at a time, into the telom-
etry system, Whenever this channel needs
another word from the memory, instruction
execution is agrain suspended for one in-
struction cycle, just as it was with the
input channel.
Addressing Scheme
Executiontime in a serial computer
increases with increasing word length.
Power drain also increases as the registers
get longer,Therefore a relatively short
word length should be chosen, A spacecraft
computer with a word l?ngth as short as 12
bits has boon designed ', but for -the Ad-
vanced imp more flexibility than this com-
puter provides is required, Sixteen bits
appears to be a reasonable compromise for
the word length,
With a 16-bit word, and single word
instructions, it is difficult to use many,
more than 8 bits for the address, There-,
fore' the address field was chosen to be ex-
actly 8 bits which is convenient because it
is half of the total 'word length. Thus an
instruction can reference one
	 of only
256 memory locations. These are chosen to
be 256 contiguous locations and constitute
a page of memory. The first page starts at
location 0, the second page at location'
256, etc'. An 8-bit page register holds the
number of the page.which is Currently being
used. There can be tip to 256 pages of 256
words each for a total of 65,536 memory
locatioi,s.
1. R. k Cliff "The SDP-1 Stored Program
Computer" IEEE Trans. AES, To be pub-
lished.
A secondary advantage may be gained
from the paged memory organization, In
the spacecraft the computer must bo time-
shared between several programs. In order
to keep these prograr-4 from being able to
damage each other, one could put them In
separate pages. Except for the indirect
addressing feature they would then L)e un-
able to access oiie another, Accordingly
two modus of operation are defined in the
SDr-3, In
 the privileged or "monitor"
mode indirect addressing functions exact-
ly as described above, In the "user"
mode, however, only the second 8 bits of
the word accessed for an indirect address
are used, These bits specify the line
within the program's own
 page which is to
be referenced. If a user program needs
more than one page of memory, appropriate,
linkage between pages must be supplied by
the time-sharing monitor program.
Timing
Timing in the SDP-.3 is based on the
bit clock which is derived from a crystal-
controlled oscillator. The frequency of
this.oscillator is chosen to be a power of
2 times the desired telemetry system
transmitted bit rate. We do this because
this bit rate is derived from the comput-
er when the computer feeds the transmitter
directly. The bit period is 610 ns, on
Table 1. shows the various functions
that occur during an instruction cycle and
the amount of time that each takes. The
total cycle of the computer is broken
.down into two sub-cycles -- the I (in-.
struction) phase and I the E (execution)
phase.
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TABLE 1.
SDP-3 Timing
Function	 Bit Times Requi..re(t
Address Instruction	 8
Fetch and Restore Instruction
	 8
Address Indr. Adr, Loc. and
	 8Save Op, Code
Fetch and Restore Indirect
Address Location	 •8
Index Arithmetic
	 8
I Phase Total
	 45	 40
Fetch Operand	 4
Execute Operation	 16
Restore Operand/Save Result 	 4
E Phase Total -2T-"_ 24
Total Instruction Cycle 	 a
During the I Phase the instruction Is
fetched and decoded and the effective ad-
dress of the operand i q computed. First,
8 bit times are used to transmit the line
number and page number or the next in-
struction to the moziory address register.
Each of those numbeis is sent serially; the
two numbers are sent simultaneously. The
next 8 bit periods are used to fetch and
restore the instruction word, Then, during
the third interval, the operation code is
moved to the decoder and the address part
of the instruction is moved to the line
register in case,indirect addressing is to
be done. The fourth set of 8 bit periods
is used to fetch ane. restore the Indirect
address if this has been requested; if not
the computer is idle for 8 bit periods.
During the last 8 bit periods of the I
phase the effective address of the operand
is computed and sent to the me:mory. If in-
dexing has bee'n specified it is done here;
if not, the time still required,to transmit
the address to the memory address register,
Duiring the E phase the operand (if
any) is fetched, the operation specified by
the operation code is performed, and -then
dither the operand is restored in memory or
the result of the operation is stored In
memory. The read and restore cycles of the
memory have been separated and the opera-
tion execution placed between them because
in certain programs the :ability  to operate
directly on a memory location is advanta-
geous. In the usual case, in which the
operand is restored in memory, this split-
ting produces no disaftantages,
In order to adequately cope with time-
sharing and experiment sequencing, a real
time clock is included in the SDP-3. This
clock is a 16-bit register which counts in-
struction cycles. Each time this register
overflows (every 65,536 instructiods or
about every halt a second) a priority in-
terrupt roquet5 t. is generated. Softwara
then keeps a count of the number of over-
flows. There is a 16-bit ttme register
which can be set under program control, A
priority interrupt is also generated when-
ever the clock compares equal to this reg-
ister.
Instruction Set
The instruction sot for the SDP-3 Is
a compromise which has o0an chosen to make
the execution of the required functions
relatively efficient while not requiring
too 'much hardware,
There are two kinds of instructions,
One kind can unly be executed in monitor
mode. In user mode they cause execution
of an instruction cycle during which no
operation is performed. These instructions
are the ones which manipulate the page reg-
ister, the input/output hardware, or could
otherwise cause trouble if used incorrect-
ly.
The other kind of instruction (the
majority) may be used in either mode. Ex-
ecution of any of the 10 instructions
whose operation codas have not been as-
signed causes the computer to execute an
instruction cycle during which no opera-
tion is performed. Table 2. gives the 54
assigned operations.
The monitor mode instructions will be
dl :, cussed first. The first of these, HALT,
.is used by the monitor program when there
are momentarily no more tasks to perform.
The HALT instruction turns off all power
except that to the input channel, the out-
put channel, the clock and the priority
interrupt circuitry, If either the Input
channf, l or the output channel requests a
memory access, the computer is turnod on
for one instruction cycle and then turns
off again. Power is restored and the com-
puter resumes execution of instructions
upon receipt of a priority interrupt re-
quest,
The next three instructions are used
for cotrimunication in either direction, with
the scientific experiments. Each one ox-
changes the contents of the specified mem-
ory location with a 16-bit register in ono
of the experiments, The particular exper-
iment is
 selected by a multiplexer which is
controlled by Coptrol Register A. The
three instructions allew sending execute
pulses (which load or un'oad the register
in the experiment) either before the ex-
change, after the exchango,., or not at all.'
The EINT iostruction enables the in-
terrupt system. The interrupt system is
disabled by the DINT instruction. Likewisc,
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Mnemonic
Monitor Mode Only
4
HALT
XM I A
XMIB
XM I N
EXNT
DINT
ENOC
DSOC
LDCA
LDCB
LUNIR
LDTR
X,NIPL
Either Mode
LINK
CAIAC
TUNC
TDXR
TACZ
TACM
TINIQE
TOVF
S IDO
RLAQ
SLAG
SRAC
SRAQ
ARAQ
RRAC
RRNIQ
NORM
13TAC
ST.NIQ
STXR
S lrrT-
STPL
-STS I
STZE
LDAC
LDMQ
LDXR,
X.NIXR
XAAC
ADDA
ADD.N1
S UBA
SUBM
IORA
1ORNI,
ANDA
'11NDINI
EORA
EORM
MPAA
MPSA
a
.0
6
&W.
4
V
0
TABLE 2.
SDP-3 Instruction List
Operation
Stop and turn off power
Exchange memory with input, execLite pulses after
Exchange memory withinput, execute pulses before
Exchango memory with input, no executo pulses
Enable 'Interrupts
Disable Interrupts
Enable Output Channel
Disable Output Channel
Load Control Register A
Loan Control Register 13
Load Interrupt Mask Register
Load Time Register
Exchange Momory With Page and Line Registers
Subroutine and Interrupt Service Routine Linkage
Compare Memory and AC
Transfer Uncondition,illy
Transfer and Docremr-nt Index Register
Transfer If AC 20
Transfer if AC< 0
Transfer if MQ Even
Transfer if Ovorf low On
Shift and Invert Bit Order
Rotate A.0 and MQ Loft
Shift Loft AC
Shift Right AC
Logical Stift Right AC and MQ
Arithmetic' s Shift Right AC and MQ
Rotate Right AC
Rotate Right MQ
Floating Point Normalize AC and kIQ
Store AC
Store MQ
Store XR
Store Clod:
Store Page and Line (Mark Place)
Store Sense Inputs
Store Zero
Load AC
Load MQ
Wad XR,
Exchange Moinory with XR
Exchange Momory with AC
Add to AC
Add to Memory
Subtract from AC, Result in AC
Subtract from AC, Result in Memory
Or (Inclusive) to AC
Or (Inclusive) to Memory
And to AC
And to ,Memory
ExclusiveOr to AC
Exclusive or to Memory
Multiple^Precision Add to AC
Multiple Precision Subtract from AC
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the output channel is enabled by the ENOC
instruction. It continues to run until
disabled by a DSOC instruction,
I Control Register A is used to control
the input multiplexor, the exporJmont rower
switches, and Other miscellaneous func..
tions. It is set by the LDCA instruction
and holds data until the next time it is
loaded. The Control Aegist %^ r B is similar
encept that it is reset at the end of the
instruction that -gets it. Consequently the
output line from a stage of this register
will carry a 4 bit-time-long pulse each
time that stage is set to a 1,
LD.NIR loads a mask register which can
selectively disable any combination of in-
terrupt levels,
The Time Register which is compared 'to
tile real-time clock is set by the LDTR in-
struction.
1
XNIPL is a mark place and branch in-
str	
r
uction which is used fosubroutine
linkage within then monitor.
The first group of instructions which
may be executed in either modo is made up
of branching instructions .. The first of
these, LINK, oxchanges the page register,
line register, indox register, carry flip-
flop, and interrupt inhibit flip-flop with
two words 1.i memory. In monitor modo the
address field of the link instruction is'
taken modulo 32, in user mode it is taken
modulo 16, The instructions LINK 16
through LINK 31 are identical in execution
to the servicingof interrupt requests on
levels 0 through 13 respectively, This in-
struction is explained more fully in the
section of this paper on the priority in-
terrupt system.
CMAC skips the next sequential in-
struction if the referenced memory location
and the AC are unequal. It is- used for
searching tables.
TDXR transfers and decrements the in-
dex register by one if ti- index register
is non-zero. If the index re ty ister is0
zero, this instruction has no effect. It
is used for controlling loops.
The other transfer instructions are
self-explanatory.
I The next set of instructions is used
for shifting data in the AC and MQ. Quite
a number of these are included to facili-
tate the various formatting functions the
computer must perform, The SIBO instruc-
tion is of partic -ular interest. It causes
bits to shift right in the '.IQ, out of the
right end of the MQ, into the right end of
the AC aid then left in the AC. One par-
ticular application of this instruction is
inverting the order of the bits which have
been generated by an analog-to-digital
converter, When a _;ucceSsiva approximation
converter is used, the b).ts are generated
most significant bit first, In order to
do arith-me
	 on the data in the computer,
it must first be turned a,*,^*und,
The NOH.M instruction shifts tho AC and
MQ left until the AC contains a normalized
fraction. It simultaneously increments the
referenced memory location by the number of
shifts required to bring the AC	 into
normalized form.
The next group of instructions in
used for storing and loading tile various
registers. On the whole, they are self-
explanatory, STSI stores 'the state of 16
input lines which are available for son-
sing external t4,onditions.
The arithmutic instructions appear in
the last group, They include addition,
subtraction, and, inclusive or, and exclu-
sive or. -The multiple precision opera-
tions function identically to the other
addition and subtraction operations except
that the carry flip-flnp is not initial-
ized beforehand. Thus %hatever carry was
left over at the end of she last add or
subtract is added to the result of the op-
oration. It is expectod that multiple
precision arithmetic will normally bo used
in preference to floating-point arithmetic
because of its speed. Then conversion to
floating-point form will be done just pri-
or to 'transmission of the data.
Priority Interrupt System
The SDP-3 has 16 priority interrupt
lines. During the I phase of each in-
struction these lines set a shift register,
Then the 
-register is shifted until a one
is dotocted at its output. If a one is
detected, tile numbor of shifter required to
produt-u it is equal to the level of the
highest priority active request, If no
one is detected, the computex continues
its operation undisturbed. If a one is
detected, the cottiputur finishos the in-
struction which it is executing. Then it
automatically executes a 'LINK L + 16" in-
struction Nhare L is tho interrupt level),
The link instruction saves the carry, over-
flow, mode, and interrupt Inhibit flip-
flops and the itidux registor in page 0,
line L + 16. It simultareuus:y loads
these registers from this location with
the values that they last had during the
level L interrupt sei ,vl,,;e .routine, The
page number and line number at which to
resume operation of tho interrupted pro-
gram are stored ih pa rre 0, line L + 48.
Simultaneou'sly the computer picks up the
address of the first instruction of the
interrupt service routine frow this luctil-
tion.
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The detailed design of this computer
is now nearly complete, It has been sing•,
elated on our IBM 1600 computer. We also
have an assembler running on the IBM 1800.
We are now constructing a breadboard of
the computer and working on the time-shar-
ing moriJtor program which will be de-
scribed in a future paper,
i=
Z
Z
U
0.
6
kx
0
ii
An interrupt service routine to fetch
(,ne word of data from an expori -Aent and
store it in a buffer arna within a user
program is given below. Each interrupt re-
quest stores one word of data, until the
buffer ii full. Further requests arvi then
Ignored.
ISM LINK 4  ^ 16
LDCA ADR4
VVIN I X BUFR4
TDXR
	 IS R4
LDMR	 N14
TUNC	 ISR4
BUM DAC (Pa go and Line of buffer area)
F f1iMil	 0 ^1	 /0100
ADR4 X	 /4000
The first word of tile program to be
executed is the LDCA. This is caused by
properly initi,► lizing page 0, line 02 (4
48) when the computer is loaded, The LDCA
instruction loads a code into the Control
Register A which selects the desired exper-
iment. Page 0, line 20 (4 + 16) is ini-
tialized with the interrupt inhibit bit on,
the monitor mode on, and the index register
bits set to the number of words in the
buffer area. Consequeutly the computf, , ,., is
in monitor mode, %nd the index register
contains the numbo. , of words in the buffer
when the XMIN is executed. This instruc-
tion stores the,
 input data indireotly in
the last word of the buffer area,
Then the TDXR instruction decrements
the index register and transfers to the
LINK instruction, The LINK instruction
saves tile monitor mode and interrupts dis-
abled states of the interrupt service rou-
tine and also saves the new value of the
index.register. In addition it saves 'the
address of tile next sequential Instruction
-- the first instruction of the interrupt
Gervice routine. Simultaneously the LINK
instruction restores the computer to the
state it was in bofore it started the in-
terrupt service routine, The next instruc-
tion to be executed is thin one which would
have been noxt in sequence in the original
program if' the interrupt service routine
had not been initiated. A total of 5 in-
struction cycles of delay has occurred to
this program,
As interrupt requests'are received,
the interrupt service routine works back-
ward through the buffer area, one word at
a time. When the buffer area is full, the
TDXRZ instruction will mask out the level 4
interrupt, Then control is returned to the
interrupted program through the LINK in-
struction, All further requests for ser-
vice on level 4 will be ignored until the
mask register is reset (after the buffer
has been emptied).
